translateTranslate Tool

This is a machine translation. We don't guarantee the accuracy of the contents.
If you want an accurate translation, please look for bilingual from here.
arrow_downward
タイトル
メッセージの内容
タイトル
メッセージの内容
Confirm
メッセージの内容
Loading..
 

Send Message

  • schedule Status:
    Available to work
  • Appraisal :
  • Job History(F) : 0 Results
  • Bangladesh
  • Favorites : 0 Results
Skills
Others
  • Last Login : 2014-08-19
  • Member Since : 2014-08-19

Career

Description

Shakerin Ahmed

Associate Verification Engineer

2013/06~

Working as Associate Verification Engineer in a Local Semi Conductor Company.
Design RTL codes.
Develop Testbench in System Verilog using UVM
Use VCS, IUS and Questa Sim for Functional Verification of RTL models

Education

Description

AIUB

2010/01~ 2014/02

Completed B.Sc in EEE with Major in Electronics and Computer system